Low-Cost Assembly of UHF RFID Chips and Flexible Substrate Antennas by Magnetic Coupling Approach

F. Alimenti ⁽¹⁾, M. Virili ⁽¹⁾, P. Mezzanotte ⁽¹⁾, V. Palazzari ⁽¹⁾, M. M. Tentzeris ⁽²⁾, L. Roselli ⁽¹⁾

⁽¹⁾ University of Perugia, Perugia, ITALY
 ⁽²⁾ Georgia Institute of Technology, Atalanta, USA

Abstract— This article deals with a novel low-cost technology for the assembly of flexible substrate antennas and UHF RFID Si chips. Such a technology exploits a magnetic coupling mechanism, thus avoiding the need for galvanic contacts between the Si chip and the antenna itself. The magnetic coupling is established by a planar transformer, whose primary and secondary windings are implemented on flexible substrate and Si chip respectively. As a result the Si chip can be assembled on the antenna with a mere placing and gluing process. First the idea has been validated by theory. Electromagnetic simulations of a square heterogeneous transformer (1.0 mm side) show a minimum loss of 0.6 dB at 900 MHz, under simultaneous matching conditions. Then a symmetrical PCB transformer (1.5 mm side) has been fabricated and tested. Measurements indicates a minimum loss of 0.3 dB at 900 MHz, thus confirming the validity of the proposed solution.

Index Terms-RFID, CMOS, heterogeneous integration, flexible electronics, ink-jet paper printed circuits, RF transformers.

I. INTRODUCTION

RFID tags working in the UHF frequency range relies on ultra-low power CMOS circuits and flexible substrate antennas [1]. Nowadays the typical cost of these tags is around \$ 0.1, most of this amount being associated to the assembly of the CMOS die on the flexible substrate. Among several mounting processes, the most effective one [2] is based on Fluidic Self Assembly (FSA). With FSA, specifically shaped semiconductor devices are suspended in liquid and flowed over a surface which has correspondingly shaped holes or receptors on it and into which the devices settle. The shape of the devices and of the holes is designed so that the devices fall easily into place and are self-aligned. FSA is typically divided in six process steps, the last one being devoted to the electrical connection of the assembled CMOS chip via standard metalization techniques. Since the pads on the CMOS chips are relatively small in diameter (80 μ m or less) an accurate alignment is required.

In the present article the possibility of completely avoid the last FSA step (i.e. the electrical connection step) is considered. To this purpose the CMOS chip is magnetically coupled to the antenna realized on the flexible substrate, thus avoiding the need for galvanic contacts between the chip and the antenna itself. The magnetic coupling is established, as in Fig. 1, by a heterogeneous planar transformer, whose primary and secondary windings are implemented on flexible substrate and Si chip respectively. As a result the RFID chip can be mounted on the flexible substrate by mere placing and gluing process steps. In particular the chip will be pad-less and completely passivated; the pad-ring being substituted by the secondary coil (S in Fig. 1) of the transformer.



Fig. 1. The RFID chip (C) is magnetically coupled to the antenna (A). Such a copupling is obtained by a transformer whose primary (P) and secondary (S) windings are fabricated on antenna substrate and Si chip respectively. In this way the need for galvanic connection between antenna and chip is avoided.

The first, and more obvious advantage of the novel design solution, is the possibility to further reduce mounting costs by cutting one step of FSA process. The second advantage is related to the market exploitation of flexible antennas on paper substrates [3]. These antennas can be fabricated by direct inkjet printing and, thus, are well suited for ultra-low cost RFID tags. The mounting of CMOS chips, however, has been never experimented, mainly because of the difficulty of establishing an electrical connection between the chip pads and the metal lines on paper substrate. This is specifically what the proposed solution will avoid.

II. HETEROGENEOUS TRANSFORMER SIMULATIONS

The proposed idea has first been validated by electromagnetic simulations. To this purpose a heterogeneous transformer between paper substrate and CMOS Si chip is considered. The geometry of such a transformer has been defined on the basis of the following constraints. On paper substrate the primary winding is assumed to be printed exploiting an inkjet technology as in [3]. The minimum metal track width and spacing is $50 \,\mu$ m, corresponding to the maximum spatial resolution of the ink-jet printer. On silicon, a typical RFID chip size of 1 mm^2 is considered. The secondary windings is substituted to the pad-ring of the chip and all the required tag electronics is assumed inside such a secondary coil.

The complete parameter set is quoted in Table I. Primary and secondary winding have been placed face-to-face as in Fig. 1 and spaced by a distance of $50 \,\mu\text{m}$. This spacing accounts for a glue layer with a relative permittivity equal to 2.75.

 TABLE I

 Geometrical Parameters of Paper to Si Transformer

Parameter	Primary		Secondary		
material	paper		Si chip		
number of turns	3		3		
transformer side	1.0	mm	0.8	mm	
track width	50	μ m	10	μ m	
track spacing	50	μ m	5	μ m	
track thickness	18	μ m	3	μ m	
track σ	58	MS/m	37	MS/m	
substrate height	260	μ m	750 (Si bulk)	μ m	
			16 (SiO ₂)	μ m	
substrate ε_r	3.3		11.9 (Si bulk)		
			4.1 (SiO ₂)		
substrate $\tan \delta$	0.08				
substrate σ			0.2	mS/m	

The electromagnetic simulation results (not reported here for sake of brevity) have then used to extract a transformer model, according to the scheme of Fig. 2. Such a model is valid in the frequency range from DC to 2 GHz. The transformer has a coupling factor k = 0.52 and a ratio n = 0.76. It is worth noting here that n does not correspond to the turn ratio ($N_1 = 3$, $N_2 = 3$, $N_1/N_2 = 1$) because of the asymmetry between primary and secondary windings, the latter having a greater inductance.



Fig. 2. Transformer equivalent circuit adopted to study the chip to antenna (A) coupling. The extracted parameters for the simulated paper to Si transformer are: n = 0.76; k = 0.52; $L_p = 4.8 \text{ nH}$; $R_p = \infty$; $L_1 = 4.4 \text{ nH}$; $R_1 = 0.9 \Omega$; $C_1 = 70 \text{ fF}$; $L_2 = 7.7 \text{ nH}$; $R_2 = 4.5 \Omega$; $C_2 = 50 \text{ fF}$; C = 28 fF.

The transformer model can finally be used to evaluate the coupling performance of the proposed design solution. The best power transfer between antenna and RFID chip is achieved in simultaneous matching conditions, i.e. when optimum source (Z_S^{opt}) and load (Z_L^{opt}) impedances are connected to the primary (antenna side) and to the secondary (RFID side) of the transformer. These termination conditions are represented in Fig. 3, along with the related constant gain circles (0.25 dB gain steps). From a design point of view, Fig. 3 represents the correct method to synthesize both the antenna and the RFID impedances for maximum power transfer. These impedances can be mainly tuned working on the antenna matching network and on the RFID rectifier.



(a) optimum source impedance at primary



(b) optimum load impedance at secondary

Fig. 3. Constant gain circles (0.25 dB gain steps) for for the simulated paper to Si transformer. The maximum gain at 900 MHz is about -0.4 dB for $Z_S^{\text{opt}} = 19 - j52 \ \Omega$ (at primary) and for $Z_L^{\text{opt}} = 94 - j94 \ \Omega$ (at secondary).

In the case of the simulated paper to Si transformer, a minimum insertion loss of 0.4 dB is obtained at the frequency of 900 MHz. This means that less than 10% of the RF input power is lost by the heterogeneous coupling transformer.

III. PCB EXPERIMENTAL RESULTS

As a proof-of-the-concept, a planar transformer prototype has been realized exploiting a standard PCB technology on RO4003 substrate material. With the typical resolution of these technologies, indeed, it is possible to fabricate features down to $100 \,\mu\text{m}$ and thus realize very small planar coils. To emulate the Si chip to flexible substrate magnetic coupling, the fixture of Fig. 4 has been developed. Such a fixture is composed by two separated PCBs each of them with a 3-turns winding. The outer terminal of the windings is fed by a 50Ω microstrip line while, the inner one, is connected to the microstrip ground. Such a ground connection is provided by a via hole at the center of the winding and by a short metal track printed in the same layer of the microstrip ground, see Fig. 4(b). In this way is possible to remove the microstrip ground from the winding active area, thus resembling the ground-less structure of Fig. 1.



Fig. 4. Mechanical drawing of the PCB test-fixture (a) and zoom of the transformer structure (b).

The geometrical parameters of the developed PCB transformer are quoted in Table II. Primary and secondary winding have been placed face-to-face as in Fig. 4(a). In this case the solder-resist film has been used to electrically isolate the two windings and, in this action, is similar to the SiO2 passivation of the CMOS chip. The solder resist thickness is about $30 \,\mu\text{m}$ whereas its relative permittivity is equal to 4. The two PCBs are equal thus giving a symmetrical transformer whose windings have a side of only 1.5 mm.

The fabricated test-fixture is shown in Fig. 5. In particular Fig. 5(a) illustrates one of the two PCBs with the small winding covered by solder resist and fed by the microstrip line. The complete transformer structure is depicted in Fig. 5(b) where a second PCB is added on top of the first one and kept in position by four plastic screws (i.e. no glue is used here).

 TABLE II

 GEOMETRICAL PARAMETERS OF PCB TRANSFORMER

Parameter	Primary		Secondary	
material	RO4003		RO4003	
number of turns	3		3	
transformer side	1.5	mm	1.5	mm
track width	100	μ m	100	μ m
track spacing	100	μ m	100	μ m
track thickness	17	μ m	17	μ m
track σ	58	MS/m	58	MS/m
substrate height	305	μ m	305	μ m
substrate ε_r	3.55		3.55	
substrate $tan \delta$	0.002		0.002	





Fig. 5. Fabricated PCB test-fixture showing the primary winding alone (a) and the whole transformer (b). The latter has been obtained joining two equal planar windings in face-to-face configuration.

The structure of Fig. 5 has been experimentally characterized exploiting the vector network analyzer. The measured results are reported in Fig. 6 in a frequency range from DC to 2 GHz; i.e. including the RFID UHF 860 MHz and 960 MHz bands. The discontinuities associated to both the SMA connector and to the feeding microstrip lines have been removed from measured data by means of a de-embedding procedure. These data have been then compared to the electromagnetic simulations of the isolated transformer.

As it can be seen from Fig. 6 the overall agreement between measurements and simulations is good over the considered frequency range. At at 900 MHz the insertion loss is about 3.2 dB. This performance, however, is obtained in a 50 Ω measurement system. At the same frequency, the maximum gain in simultaneous matching conditions ($Z_S^{\text{opt}} = Z_L^{\text{opt}} =$



Fig. 6. Comparison between measurements and simulations for the PCB transformer prototype. The feeding structure has been removed (de-embedding) from the measured response. These data are referred to a termination impedance of 50 Ω at both ports. The maximum gain of this structure at 900 MHz is -0.3 dB for $Z^{\text{opt}} = 58 - j67 \Omega$.

 $58 - j67 \Omega$) is, in fact, only $-0.3 \, dB$.

IV. CONCLUSIONS

This article shows that small RFID Si chip and large, flexible substrate, UHF antennas, can be efficiently coupled by means of a heterogeneous planar transformer. Primary and secondary windings of such a transformer are implemented on flexible substrate and Si chip respectively. As a result the Si chip will be completely pad-less, while a mere placing and gluing process will be required to assembly the whole RFID tag (i.e. antenna and Si chip together). The minimum insertion loss of 1 mm² heterogeneous transformer is in the order of 0.6 dB at 900 MHz, as obtained from accurate electromagnetic simulations. Similar results have also been derived from the measurements of preliminary PCB prototypes.

Exploiting the proposed design solution, the costs associated to the assembly of RFID tags could be reduced and novel technologies, such as that of paper antennas produced by means of ink-jet printing, enabled at market level.

V. ACKNOWLEDGMENTS

Agilent Technologies and Computer Simulation Technologies are acknowledged for the donation of software licenses.

REFERENCES

- Alien Family of EPC Gen 2 RFID Inlays, Alien Technology, 2008. [Online]. Available: http://www.alientechnology.com
- [2] Alien Technology Corporation White Paper: Fluidic Self Assembly, Alien Technology, 1999. [Online]. Available: http://www.alientechnology.com
- [3] L. Yang, A. Rida, R. Vyas, and M. M. Tentzeris, "RFID tag and RF structures on a paper substrate using inkjet-printing technology," *IEEE Transaction on Microwave Theory and Techniques*, vol. 55, no. 12, pp. 2894–2901, Dec. 2007.