

# Integrated RF Architectures in Fully-Organic SOP Technology

Mekita F. Davis, Albert Sutono, Sang-Woong Yoon, *Student Member, IEEE*, Soumyajit Mandal, Nathan Bushyager, Chang-Ho Lee, Kyutae Lim, Stéphane Pinel, Moonkyun Maeng, Ade Obatoyinbo, Sudipto Chakraborty, Joy Laskar, Emmanouil M. Tentzeris, Toshihisa Nonaka, and Rao R. Tummala, *Fellow, IEEE*

**Abstract**—Future wireless communications systems require better performance, lower cost, and compact RF front-end footprint. The RF front-end module development and its level of integration are, thus, continuous challenges. In most of the presently used microwave integrated circuit technologies, it is difficult to integrate the passives efficiently with required quality. Another critical obstacle in the design of passive components, which occupy the highest percentage of integrated circuit and circuit board real estate, includes the effort to reduce the module size. These issues can be addressed with multilayer substrate technology. A multilayer organic (MLO)-based process offers the potential as the next generation technology of choice for electronic packaging. It uses a cost effective process, while offering design flexibility and optimized integration due to its multilayer topology. We present the design, model, and measurement data of RF-microwave multilayer transitions and integrated passives implemented in a MLO system on package (SOP) technology. Compact, high  $Q$  inductors, and embedded filter designs for wireless module applications are demonstrated for the first time in this technology.

**Index Terms**—Bandpass filter, CPW–microstrip transition, high- $Q$  inductors, lowpass filter, multilayer organic, system on package.

## I. INTRODUCTION

**E**MERGING applications in the RF/microwave/millimeter wave regimes require miniaturization, portability, cost, and performance as key driving forces in this evolution. Investigations on the system on package (SOP) approach for module development [1] have become a primary focus due to the real estate efficiency, cost-savings and performance improvement potentially involved in this integral functionality.

Manuscript received January 10, 2002; revised March 28, 2002. This work was supported by the NSF Packaging Research Center and Yamacraw Design Center.

M. F. Davis, S.-W. Yoon, S. Mandal, N. Bushyager, K. Lim, S. Pinel, M. Maeng, S. Chakraborty, J. Laskar, E. M. Tentzeris, T. Nonaka, and R. R. Tummala are with the NSF Packaging Research Center, Yamacraw Design Center, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30312 USA.

A. Sutono was with the NSF Packaging Research Center, Yamacraw Design Center, School of ECE, Georgia Institute of Technology, Atlanta, GA 30312 USA. He is now with Zepton Networks, Sunnyvale, CA 94089 USA.

C.-H. Lee was with the NSF Packaging Research Center, Yamacraw Design Center, School of ECE, Georgia Institute of Technology, Atlanta, GA 30312 USA. He is now with RF Solutions, Atlanta, GA 30312 USA.

A. Obatoyinbo was with the NSF Packaging Research Center, Yamacraw Design Center, School of ECE, Georgia Institute of Technology, Atlanta, GA 30312. He is now with HRL Laboratories, Malibu, CA 90264 USA.

Digital Object Identifier 10.1109/TADVP.2002.803261

In most of the presently used RF front-end architectures, complete system integration has not been achieved. External components such as the antenna and passives used for impedance matching, for instance, are still needed. Another area of concentration includes the design of passive components to reduce the overall module size. Design flexibility and optimized integration can be achieved with multilayer substrate technology in which free vertical real-estate is taken advantage of. In this configuration, an antenna, for example, may be implemented on the same package as embedded passives allowed by the various layers of metals and dielectrics.

As a next step in the realization of completely integrated wireless communication front-end systems, we demonstrate the capability of embedding passive components, including compact high  $Q$  inductors in MLO process technology for RF and microwave applications. In addition to individual passive device implementation, SOP technology can also be used to integrate complete passive RF front-end functional building blocks, such as filters [2]. The high quality factor of passive components possible in this process allows for successful integration of these RF filters, for example.

## II. SOP TECHNOLOGY

SOP technology offers the advantages of low cost and high performance materials while ultimately providing a complete packaging solution for RF modules. High performance can be achieved while addressing the issues of cost and module size. Various highly intergrable multilayer technologies such as low [3] and high temperature co-fired ceramic (LTCC and HTCC) and MCM-D [4] have been the most suitable technologies for implementing a complete SOP solution. However, organic process technology [5] is currently being studied to achieve complete SOP solutions. Advantages of SOP include: lower cost and design flexibility due to the use of embedded high  $Q$  passives, minimization of loss and parasitic effects due to the reduction in the number and lengths of interconnections and reduction of module size due to the multilayer topology. The more mature LTCC process has been heavily studied and has produced optimized helical inductor with  $L = 1.4$  nH,  $Q_{\max} = 100$  and SRF of 8 GHz [6]. Highly integrated LTCC based transmitter modules using GaAs MESFET MMICs for C band OFDM [7] and Ku band satellite applications [8] have also been presented. In this paper, we present compact inductors with high  $Q$  in the microwave frequency range. The compact




Fig. 1. Cross section of MLO technology for SOP integration used in this study.

CPW inductor presented demonstrates a measured  $Q$  of as high as 182 and self-resonant-frequency (SRF) as high as 20 GHz. This represents the highest reported  $Q$  in its frequency range to date in a multilayer topology including MCM [9], LTCC [6], and MCM-L [10]. We also demonstrate how a fully integrated MLO-based transmitter module incorporating two MMICs, a miniaturized square patch resonator bandpass filter with inset feeds and a lifted slot antenna (LSA) can be achieved.

### III. MULTILAYER ORGANIC PACKAGING

A multilayer packaging process using an organic material developed by Georgia Institute of Technology's Packaging Research Center offers the potential as the next generation technology of choice for SOP for RF-wireless, high speed digital and RF-optical applications. The current SOP configuration is shown in Fig. 1. It represents a low-temperature, large area, and reliable assembly process. Volume insulation resistance at 65 °C/90% RH is  $1.5 \text{ E} + 13 \Omega$ . It incorporates low cost materials and processes consisting of a core substrate laminated with two thin organic layers. The core substrate is a 1 mm (40 mil) thick double-sided FR-4 having  $\tan \delta = 0.009$  and  $\epsilon_r = 3.7$ . The Shipley/Morton Dynavia 2000 dry film epoxy layers has a  $\tan \delta = 0.026$ ,  $\epsilon_r = 3.2$  and are  $62.5 \mu\text{m}$  each. The integral passive components are fabricated within the wiring structure of the SOP module, which consists of a three metal layer structure including two layers of high density wiring metallization and  $100 \mu\text{m}$  diameter microvia process are used for this multilayer interconnection structure. The minimum metal line width and spacing is  $25 \mu\text{m}$  for the top two metal layers. Using this topology, high density hybrid interconnect schemes as well as various compact passive structures, including inductors, capacitors and filters have also been designed and measured [10].

### IV. CPW–MICROSTRIP TRANSITIONS

A hybrid CPW–microstrip transition has been designed and tested. The CPW–microstrip high-density transition scheme allows flexibility in circuit design, which results in reduction in size of electronic devices while overcoming space restrictions. The CPW line is fabricated on FR-4 board to allow MMICs or surface-mount packaged chips to be attached through flip-chip or soldering process, respectively. Both microstrips are established on the laminate layer through via transitioning




Fig. 2. CPW–microstrip transition with via bridge.




Fig. 3. Return and insertion loss of CPW–microstrip transition.

from CPW to the microstrip signal lines. Embedded  $R$ ,  $L$ , and  $C_s$  can be fabricated in this microstrip configuration [11]. Via bridges, seen in Fig. 2, were then added surrounding the transition to increase the capacitive effects of the transition and improve the return loss. The CPW–microstrip transition measurements were performed using air-coplanar probes after an LRM calibration. A return loss better than 20 dB to 12 GHz and an insertion loss of 1.7 dB at 12 GHz for the 100 mil CPW are demonstrated in Fig. 3. As the length of the CPW increases the performance deteriorates; however, in the actual module, the CPW length is kept short since it only serves as MMIC attachment pads. The via bridges were added from the top metal to the CPW grounds, making up to a 35% improvement in S11 compared to transition without bridges.

### V. MULTILAYER INDUCTORS

Simple one to six-turn inductors are designed and measured. The  $Q$  and SRF of an MLO inductor can be analyzed using a lumped element circuit model for a one-port inductor shown in Fig. 4. The model consists of an ideal  $L$  in series with a resistor  $R_p$  to account for the conductor and via loss. The dielectric loss, the substrate capacitance, and coupling capacitance between turns are represented by  $R_p$ ,  $C_s$ , and  $C_c$ , respectively. Since  $C_s$  and  $C_c$  are in parallel, the two can be combined together into a single capacitor  $C$ . The  $Q$  is measured by taking the




Fig. 4. Lumped element circuit model for MLO inductor.




Fig. 5. Photograph of simple four-turn inductor implemented in HGP configuration.



TABLE I  
SUMMARY OF LUMPED ELEMENT VALUES USED IN MLO INDUCTOR MODEL

Type	$L(nH)$	$R_s(\Omega)$	$R_p(k\Omega)$	$C(pF)$
FGP	3.3	.6	7	.08
HGP	4.5	.35	10	.074

ratio of the imaginary part to the real part of the input impedance of the inductor obtained from a one-port  $S$ -parameter measurement. It can be shown, however, that this is equivalent to the definition of  $Q$ , which is the ratio of the energy stored compared to the energy loss. The analytical expression of the inductor  $Q$  of the circuit model in Fig. 4 is given by [12]

$$Q = \left[ \frac{\omega L_s}{R_s} \right] \left[ \frac{R_p}{R_p + R_s \left( 1 + \left( \frac{\omega L_s}{R_s} \right)^2 \right)} \right] \cdot \left[ 1 - \frac{R_s^2 C}{L_s} - \omega^2 L_s C \right].$$

In general for a simple turn inductor, as the area increases with the number of turns,  $R_s$ ,  $C_s$ , and  $C_c$  increases while  $R_p$  decreases. This topology therefore decreases in  $Q$  and SRF significantly as the number of turns increase. With a hollow ground plane (HGP) configuration, higher  $Q$  and effective inductance,  $L_{eff}$  can be achieved while maintaining the size of the inductor footprint. The effective inductance is the total inductance seen

Fig. 6. Measured and modeled  $Q$  factor of a FGP and HGP implemented two-turn spiral inductor.Fig. 7. Measured and modeled  $L_{eff}$  of a FGP and HGP implemented two-turn spiral inductor.

at the input port of the inductor and is obtained by taking the ratio of the imaginary part of the input impedance to the angular frequency,  $\omega$ . The HGP configuration creates a ground plane opening under the footprint of the inductor, which decreases shunt parasitic capacitance and negative mutual coupling caused by eddy current in the ground plane resulting in higher  $Q$  and  $L_{eff}$ . A simple four-turn inductor implemented in HGP configuration is shown in Fig. 5. Another benefit of the HGP configuration is that the  $L_{eff}$  can be adjusted by increasing or decreasing the shunt parasitic capacitor,  $C_s$  and negative mutual coupling due to the ground plane. This is achieved by decreasing or increasing the area of the hollow ground plane opening, respectively. Decreasing the HGP opening increases  $C_s$  therefore canceling part of the inductance. Increasing the opening reduces  $C_s$  and increases  $L_{eff}$ .

The proposed inductor model of the full ground plane (FGP) and HGP simple two-turn inductor shows an excellent correlation to the measured results. The values of  $L$ ,  $R_s$ ,  $R_p$ , and  $C$  for




Fig. 8. Top and cross sectional view MLO HGP simple, cascade, and series two-turn inductors.

TABLE II  
SUMMARY OF MEASURED MLO INDUCTOR PERFORMANCE

Type	$Q_{max}$	$L_{eff}(nH)$	SRF (GHz)	Area ( $mm^2$ )
HGP simple 2 turn	81	4.5	9	1 x 1
HGP series 2turn	122	2.5	10	.95 x .86
HGP cascade 2turn	165	3.4	11.5	.6 x .6

each topology shown in Table I are optimized to match the measured  $Q$  and  $L_{eff}$ . This correlation, as well as the HGP improvement, can be seen in Fig. 6, which shows the measured, and modeled  $Q$  of a FGP and HGP simple two-turn inductor. The HGP improvement and increase in  $L_{eff}$  of a simple two-turn inductor can be seen in Figs. 6 and 7, respectively. The  $Q$  was improved by approximately 60%. As the number of turns increase, the HGP configuration can result in a significantly higher improvement in  $Q$  based on the proportionally larger reduction in parasitic capacitance. A three times improvement in  $Q$  was achieved for a simple six turn inductor with HGP implementation [13], despite the lower  $Q$  due to the thinner dielectric layers (25  $\mu m$ ) used in a previous tape out.

In addition to the commercial simulator used previously [14], finite-difference time-domain (FDTD) analysis is applied to the modeling of the HGP simple two-turn inductor. The correct characterization of these components requires that they be examined over the entire frequency band of operation. Time domain techniques are well suited for this requirement as the time domain results from a single simulation can be used to determine the response over an arbitrary frequency band through the use of a Fourier transform. This code uses a variable grid and has been parallelized to increase efficiency and reduce execution time. The  $Q$  and SRF of the HGP two-turn inductor were verified using this FDTD technique.

High  $Q$  at the frequency range of interest can be obtained by designing compact CPW inductors and HGP series and cascade inductors using MLO process technology. The CPW spiral inductor has the same advantages of HGP inductors; in addition, it avoids via losses, has reduced dielectric losses and increased SRF. Also the thick copper metallization in the pack-

aging process makes it possible to get a very high  $Q$ . As a result higher  $Q$  and  $L_{eff}$  can be achieved. The measured  $Q$  factor of the CPW inductor is as high as 182 and SRF as high as 20 GHz with a 0.91 mm diameter. The two-turn series inductor is designed as one continuous turn similar to the simple two-turn inductor; however, the turn on the second layer is offset from the turn on the top layer. This offset helps decrease the coupling capacitance,  $C_c$  between the turns and improves SRF. In the cascade inductor configuration, the top metal and bottom metal spiral separately and are connected at the center of the spiral. The top and bottom spiral are overlapped and strongly coupled yielding an impressive  $Q$  and effective inductance,  $L_{eff}$ . The top and side views of HGP simple cascade and series two-turn inductors are depicted in Fig. 8. The measured results are summarized in Table II.

## VI. EMBEDDED FILTERS

Two front-end RF filters presented here were designed in various topologies for wireless module applications. The first MLO filter is a second order Bessel lumped element LPF with cutoff frequency at 750 MHz. For RF and low microwave applications, this filter can be implemented by combinations of capacitive and inductive lumped passive components. It is used to filter 1 Gb/s header data stream in a 10 Gb/s OSCM system operating at 14 GHz. Fig. 9 shows the second order Bessel lumped element lowpass filter with cutoff frequency at 750 MHz. The simulated and measured return loss and insertion loss are shown in Fig. 10. The size of this structure is  $5.7 \times 4.3 \text{ mm}^2$ .

The second MLO filter is a BPF designed for C band applications and has a size of  $9.3 \times 9.3 \text{ mm}^2$ . It consists of a square




Fig. 9. Photograph of MLO lumped element filter.




Fig. 10. Measured and simulated S11, S21 of lumped element filter.




Fig. 11. Photograph of MLO C-band BPF.

patch resonator [15] with inset feed lines (see Fig. 11). The inset gaps act as small capacitors and cause the filter to have a pseudo-elliptic response with transmission zeros on either side of the passband. This structure also has a tunable bandwidth. The length of the insets and the distance between them are the main controlling factors, effectively setting the size of the mode-splitting perturbation in the field of the resonator. The




Fig. 12. S11, S21 of MLO C-band BPF.

length of the feed lines is determined by the input and output matching requirements. Fig. 12 shows a center frequency of 5.8 GHz, bandwidth of 1.5 GHz and a minimum insertion loss of 3 dB. This BPF is implemented in a fully integrated MLO transmitter module, which includes a LSA for WLAN applications. The MMIC chips used are a C-band upconverter MMIC with excellent LO and image rejection as well as wideband operation along with a PA MMIC fabricated in a commercial GaAs MESFET process. This design realizes a compact highly integrated transmitter module suitable for the low cost network interface card (NIC), IEEE 802.11a WLAN applications in 5–6 GHz frequency band. The BPF is inserted between the upconverter MMIC and the PA to reject the spurious signals generated by the mixer. The LSA, with vertical feed to reduce feed loss and pattern distortion, was designed for 5.8 GHz and has a gain of 3.7 dBi and bandwidth 14% [16].

## VII. CONCLUSION

In this paper, we have demonstrated integrated RF architectures implemented in MLO process technology to achieve a complete packaging solution for RF modules. We have reported the lumped element electrical model and measured results of embedded high  $Q$  extremely compact inductor designs. The hollow ground plane (HGP) implementation demonstrated a 60% increase in  $Q$ . Embedded filter designs for various wireless module applications are achieved. A lowpass filter (LPF) with a cutoff frequency at 750 MHz and bandpass filter (BPF) with center frequency 5.8 GHz and 1.5 GHz bandwidth are highlighted. The C-band transmitter module including an integrated BPF and lifted slot antenna (LSA) is currently being fabricated. All components have been simulated using a commercial method of moment (MoM) simulator [17].

## REFERENCES

- [1] J. J. Wooldridge, "High density interconnect (HDI) packaging for microwave and millimeter wave circuits," in *IEEE Aerosp. Applicat. Conf. Dig.*, vol. 1, Los Alimitos, CA, Mar. 1998, pp. 369–376.
- [2] S. Donna, P. Pieters, K. Vaesen, W. Diels, P. Wambacq, W. De Raedt, E. Beyene, M. Engels, and I. Bolsens, "Chip-package co-design of a low-power 5-GHz RF front end," *Proc. IEEE*, vol. 88, pp. 1583–1597, Oct. 2000.
- [3] W. Simon, R. Kulke, A. Wien, M. Rittweger, L. Wolff, A. Giad, and J.-P. Bertinet, "Interconnects and transitions in multilayer LTCC multichip modules for 24GHz ISM-band applications," in *2000 IEEE IMS Dig.*, vol. 2, Boston, MA, pp. 1047–1050.

- [4] W. Diels, K. Vaesen, P. Wambacq, S. Donnay, W. De Raedt, M. Engels, and I. Bolsens, "Single-package integration of RF blocks for a 5Ghz WLAN application," *IEEE Trans. Adv. Packag.*, vol. 24, pp. 384–391, Aug. 2001.
- [5] S. Dalmia, S. Lee, V. Sundaram, S. Min, M. Swaminathan, and R. Tummala, "CPW high  $Q$  inductors on organic substrates," in *IEEE EPEP Dig.*, Boston, MA, Oct. 2001, pp. 105–108.
- [6] A. Sutono, D. Heo, Y. E. Chen, and J. Laskar, "High- $Q$  LTCC-based passive library for wireless system-on-package(SOP) module development," *IEEE Trans. Microwave Theory Tech.*, vol. 49, pp. 1715–1724, Oct. 2001.
- [7] K. Lim, A. Obatoyinbo, A. Sutono, S. Chakraborty, C. Lee, E. Gebara, A. Raghavan, and J. Laskar, "A highly integrated transceiver module for 5.8 GHz OFDM communication system using multi-layer packaging technology," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 3, Phoenix, AZ, May 2001, pp. 1739–1742.
- [8] C. Lee, A. Sutono, S. Han, and J. Laskar, "A compact LTCC Ku-band transmitter module with integrated filter for satellite communication applications," in *IEEE MTT-S Dig.*, Phoenix, AZ, May 2001.
- [9] P. Pieters, K. Vaesen, S. Brebels, S. F. Mahmoud, W. Raedt, E. Beyne, and R. Mertens, "Accurate modeling of high- $Q$  spiral inductors in thin-film multilayers technology for wireless telecommunications application," *IEEE Trans. Microwave Theory Tech.*, vol. 49, pp. 589–599, Apr. 2001.
- [10] S. Dalmia, W. Kim, S. H. Min, M. Swaminathan, V. Sundaraman, F. Liu, G. White, and R. Tummala, "Design of embedded high  $Q$ -inductors in MCM-L technology," in *IEEE MTT-S Dig.*, vol. 3, Phoenix, AZ, May 2001, pp. 1735–1738.
- [11] M. F. Davis, A. Sutono, K. Lim, J. Laskar, V. Sundaram, J. Hobbs, G. E. White, and R. Tummala, "RF-microwave multilayer integrated passives using fully organic system on package (SOP)," in *IEEE MTT-S Dig.*, vol. 3, Phoenix, AZ, May 2001, pp. 1731–1734.
- [12] C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," *IEEE J. Solid State Circuits*, vol. 33, pp. 743–752, May 1998.
- [13] M. F. Davis, A. Sutono, A. Obatoyinbo, S. Chakraborty, K. Lim, S. Pinel, J. Laskar, S. Lee, and R. Tummala, "Integrated RF function in fully-organic SOP technology," in *IEEE EPEP Dig.*, Boston, MA, Oct. 2001, pp. 93–96.
- [14] "HP advanced design system," Hewlett-Packard Tech. Rep., 2000.
- [15] L.-H. Hsieh and K. Chang, "Dual-mode elliptic-function bandpass filter using one single patch resonator without coupling gaps," *Electron. Lett.*, vol. 36, Nov. 2000.
- [16] K. Lim, A. Obatoyinbo, M. F. Davis, J. Laskar, and R. Tummala, "Development of planar antennas in multilayer package for RF-system on-a-package applications," in *2001 IEEE EPEP Topical Meeting*, Boston, MA, Oct. 2001, pp. 101–104.
- [17] Zeland Software, Inc., "IE3D, Release 7," Tech. Rep., Dec. 1999.

**Mekita F. Davis** received the B.S. degree in electrical engineering from the Illinois Institute of Technology, Chicago, in 1998 and the M.S. degree in electrical engineering from the Georgia Institute of Technology (Georgia Tech), Atlanta, in 1999.

In 1998, she joined the Microwave Applications Group, Georgia Tech, where she has been working primarily on multilayer passive design for system on package applications.

**Albert Sutono** received the B.Sc. degree in electrical engineering from Iowa State University, Ames, in 1996, and the M.Sc. and Ph.D. degrees in electrical engineering from the Georgia Institute of Technology (Georgia Tech), Atlanta, in 1999 and 2001, respectively.

In addition to having three patents pending, he has authored and co-authored over 30 peer-reviewed articles, several invited papers, and presented a few seminars in the area of microwave–millimeter wave circuits and packaging. He held a brief position as a Staff Engineer at RF Solutions, Atlanta, GA, in 2001, before joining Zepton Networks, Sunnyvale, CA, in January 2002, as a Packaging Engineer.

**Sang-Woong Yoon** (S'02) was born in Seoul, Korea, in 1973. He received the B.S. degree in radio communication engineering from Yonsei University, Seoul, in 1998, the M.S. degree in electrical engineering from the Korea Advanced Institute of Science and Technology, Taejon, in 2001, and is currently pursuing the Ph.D. degree in electrical and computer engineering at the Georgia Institute of Technology, Atlanta.

His research interests include MMIC design and RF front-end module development.

**Soumyajit Mandal** was born in Calcutta, India, on December 6, 1979. He is currently pursuing the B.Tech. degree at the Indian Institute of Technology, Kharagpur. He was a summer student at the Georgia Institute of Technology, Atlanta, in 2001.

His main research interests are in the areas of analog and mixed signal design, chaotic systems, and MEMS.

Mr. Mandal received the JBNSTS scholarship.

**Nathan Bushyager** received the B.S. degree in engineering science (with honors and highest distinction) from Pennsylvania State University, State College, in 1999 and is currently pursuing the Ph.D. degree in electrical engineering at the Georgia Institute of Technology (Georgia Tech), Atlanta.

He is a Research Assistant at Georgia Tech. His main research interest is time domain electromagnetic modeling, specifically the coupling of multiple simulation techniques to create fast adaptive hybrid electromagnetic modelers. He also researches microwave circuits, MEMS devices, RF packaging, wireless system integration, and high speed Linux Beowulf clusters. He is a member of the Georgia Tech ATHENA Research Group, NSF Packaging Research Center (student council member), and the Yamacraw Research Center of the State of Georgia. He has 14 refereed publications.

Mr. Bushyager received the Best Student Paper Award at the 17th Annual Review of Progress in Applied Computational Electromagnetics (ACES Society) Conference in 2001.

**Chang-Ho Lee** received the B.S. and M.S. degrees in electrical engineering from Korea University, Seoul, in 1989 and 1991, respectively, and the M.S. and Ph.D. degrees in electrical and computer engineering from the Georgia Institute of Technology, Atlanta, in 1999 and 2001, respectively.

He was a Research Engineer with DACOM Corporation, Korea, for three years. In 2000, he joined RF Solutions, Inc., Atlanta, GA, where he is a Staff Engineer. His research interests includes satellite communication system simulation, design, and characterization of the transceiver MMICs in GaAs MESFET, pHEMT, and HBT processes, as well as LTCC-based multilayer multichip modules development for satellite and wireless communication applications. His current research is related to dual-band transceiver design for WLAN applications.

**Kyutae Lim** was born in Seoul, Korea, in 1968. He received the B.S., M.S., and Ph.D. degrees in electronic-communication engineering from Hanyang University, Seoul, in 1991, 1993, and 1996, respectively.

From 1996 to 2000, he was with the Samsung Advance Institute of Technology, Kiheung, Korea, as a Member of Technical Staff, where he was involved in developing the mm-wave wireless communication system. From 1998 to 1999, he was with the Communication Research Laboratory, Tokyo, Japan, as a Research Fellow, where he developed planar antennas and packages for mm-wave frequency band. In 2000, he joined the Microwave Application Group, Georgia Institute of Technology, Atlanta, as a Research Engineer. His research interests include the design and analysis of passive and active circuit for wireless and opto-electronic applications. He is also interested in high level system integration based on the system-on-packaging concept.

Dr. Lim is a member of the IEEE Component, Packaging, and Manufacturing Technology Society, the IEEE Microwave Theory and Techniques Society, and the IEEE Antennas and Propagation Society.

**Stéphane Pine** received the B.S. degree from Paul Sabatier University, Toulouse, France, in 1997 and the Ph.D. degree in microelectronics and microsystems from the Laboratoire d'Analyse et d'Architecture des Systèmes, Centre National de la Recherche Scientifique, Toulouse, in 2000.

He has worked on the UltraThin Chip Stacking (UTCS) European Project for three years and is currently doing post-doctoral work in the Microwaves Applications Group, Georgia Institute of Technology, Atlanta. His research interests include 3-D integration and packaging technologies, RF packaging, and SOI RF circuit design.

**Moonkyun Maeng** received the B.S. degree in control and instrumentation engineering from Kwangwoon University, Seoul, Korea, in 1999 and is currently pursuing the Ph.D. degree at the Georgia Institute of Technology (Georgia Tech), Atlanta.

He started working as Graduate Research Assistant in the Microwave Application Group, Georgia Tech, in 2001. His research interests include RF package, filter design, and design and testing the opto-electronic circuit.

**Ade Obatoyinbo** received the B.S. degree from the University of South Florida, Tampa, in 1999 and the M.S. degree from the Georgia Institute of Technology, Atlanta, in 2001, both in electrical engineering.

He is currently a Member of Research Staff at HRL Laboratories, Malibu, CA. His research interests include design of passive components such as filters, baluns, and power combiners for wireless and satellite applications.

**Sudipto Chakraborty** received the B.Tech. degree in electronics and electrical communication engineering from the Indian Institute of Technology, Kharagpur, in 1998 and the M.S. degree from the Georgia Institute of Technology (Georgia Tech), Atlanta, in 2000.

In 1999, he joined Microwave Application Group (MAG), Georgia Tech. His research focus is design and development of highly integrated compact receiver architectures and packaging for wireless applications. He has worked in different semiconductor processes such as GaAs, CMOS, and BiCMOS.

**Joy Laskar** received the B.S. degree in computer engineering (with highest honors) from Clemson University, Clemson, SC, in 1985 and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois, Urbana-Champaign, in 1989 and 1991, respectively.

Prior to joining the Georgia Institute of Technology (Georgia Tech), Atlanta, in 1995, he held faculty positions at the University of Illinois and the University of Hawaii. At Georgia Tech, he is currently the Chair for the Electronic Design and Applications Technical Interest Group, the Director of Research for the state of Georgia's Yamacraw Initiative, and the NSF Packaging Research Center System Research Leader for RF and Wireless. His research has focused on high frequency IC design and their integration. At Georgia Tech, he heads a research group of 25 members with a focus on integration of high frequency electronics with optoelectronics and integration of mixed technologies for next generation wireless and optoelectronic systems. His research is supported by over 15 companies and numerous federal agencies including: DARPA, NASA, and NSF. He has published over 100 papers, numerous invited talks and has 10 patents pending. He is co-founder of the broadband wireless company RF Solutions.

Dr. Laskar received the 1995 Army Research Office's Young Investigator Award, the 1996 National Science Foundation's CAREER Award, the 1997 NSF Packaging Research Center Faculty of the Year, the 1998 NSF Packaging Research Center Educator of the Year Award, the 1999 IEEE Rappaport Award (Best IEEE Electron Devices Society Journal Paper), and the 2000 IEEE MTT-IMS Best Paper Award. He is a Co-organizer and Chair for the Advanced Heterostructure Workshop, serves on the IEEE Microwave Theory and Techniques Symposia Technical Program Committee, and is a member of the North American Manufacturing Initiative Roadmapping Committee.

**Emmanouil M. Tentzeris** was born in Piraeus, Greece. He received the Diploma degree in electrical engineering and computer science (with highest honors) from the National Technical University, Athens, Greece, in 1992 and the M.S. and Ph.D. degrees in electrical engineering and computer science from the University of Michigan, Ann Arbor, in 1993 and 1998, respectively.

He is currently the leader of the Novel Integration Techniques Subthrust, Broadband Hardware Access Thrust, Yamacraw Initiative for the State of Georgia, and the Packaging Research Center Thrust Leader, RF/Wireless Packaging Department, Georgia Institute of Technology (Georgia Tech), Atlanta. At Georgia Tech, he has established academic programs in numerical electromagnetics, RF and wireless applications, and RF MEMS modeling with over 70 refereed publications, three book chapters, and numerous invited papers.

Dr. Tentzeris received the National Science Foundation CAREER Award (2000), the International Hybrid Microelectronics and Packaging Society Best Paper Award (1997), and the Applied Computational Electromagnetics Society Best Paper Award (2001). He was the 1999 Technical Program Co-chair of the 54th ARFTG Conference and he is currently a member of the technical program committees of IEEE-IMS and IEEE-AP Symposia. He is the Vice-chair of IEEE-CPMT TC16 (RF Subcommittee).

**Toshihisa Nonaka** received the B.S. degree in industrial chemistry from the University of Tokyo, Japan, in 1986 and the Ph.D. degree from Nagoya University, Japan, in 1995.

He has been with Toray Industries, Inc., since 1986. From 1987 to 1989, he was a Visiting Researcher with the University of Tokyo. He has been involved in the research and development of thin films, which were oxide superconductor, organic super-lattice, and Si and phase change recording materials. He is currently a Visiting Researcher with the Packaging Research Center, Georgia Institute of Technology, Atlanta.

**Rao R. Tummala** (F'94) received the B.S. degree in physics, mathematics, and chemistry from Loyola College, India, the B.E. degree in metallurgical engineering from the Indian Institute of Science, Bangalore, the M.S. degree in metallurgical engineering from Queen's University, Kingston, ON, Canada, and the Ph.D. degree in materials science and engineering from the University of Illinois, Urbana.

He joined the faculty at the Georgia Institute of Technology (Georgia Tech), Atlanta, in 1993 as a Petit Chair Professor in electronics packaging and as Georgia State Research Scholar. He is also the Director of the Low-Cost Electronic Packaging Research Center funded by NSF as one of its Engineering Research Centers, the state of Georgia, and the U.S. electronics industry. Prior to joining Georgia Tech, he was an IBM Fellow at the IBM Corporation, where he invented a number of major technologies for IBM's products for displaying, printing, magnetic storage, and multichip packaging. He is co-editor of the widely-used *Microelectronics Packaging Handbook*. He published 90 technical papers and holds 21 U.S. patents and 44 other inventions. His current research interests include packaging materials (metals, ceramics, and polymers) and processes, mechanical properties of materials, thin and thick MCMs, thermal and electrical designs, and integrated passive components.

Dr. Tummala received the David Sarnoff Award, and Substained Technical Achievement Award from IEEE, John Wagnon's Award from ISHM, Materials Engineering Achievements Award from ASM-I, Distinguished Alumni Award from University of Illinois, and Arthur Friedberg Memorial Award from American Ceramic Society, and was recently named by *Industry Week* as one of the 50 Stars in the U.S., for improving U.S. competitiveness. He is a Fellow of the American Ceramic Society, a member of the National Academy of Engineering, 1996 General Chair of IEEE-ECTC, and 1996 President of ISHM.